UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. | |
|------------------------|--|----------------------|-----------------------------|------------------|--|
| 10/715,225 | 10/715,225 11/17/2003 Arun Kwangil Iyengar | | YOR920030488US1 (163-16) | 5015 | |
| | 7590 04/11/200 UNJIAN & BITETTO | EXAMINER | | | |
| 20 CROSSWA | YS PARK NORTH | TSAI, SHENG JEN | | | |
| SUITE 210 WOODBURY, | NY 11797 | ART UNIT | PAPER NUMBER | | |
| | | | 2186 | | |
| | | | | | |
| | | | MAIL DATE | DELIVERY MODE | |
| | | | 04/11/2008 | PAPER | |

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Advisory Action Before the Filing of an Appeal Brief

| Application No. | Applicant(s) | |
|-----------------|----------------|--|
| 10/715,225 | IYENGAR ET AL. | |
| | | |
| Examiner | Art Unit | |

| | SHENG-JEN ISAI | 2100 | |
|---|---|---|---|
| The MAILING DATE of this communication appe | ars on the cover sheet with the | correspondence add | ress |
| THE REPLY FILED <u>17 March 2008</u> FAILS TO PLACE THIS AP | PLICATION IN CONDITION FOR | ALLOWANCE. | |
| 1. The reply was filed after a final rejection, but prior to or on application, applicant must timely file one of the following application in condition for allowance; (2) a Notice of Appelor Continued Examination (RCE) in compliance with 37 C periods: | replies: (1) an amendment, affidav eal (with appeal fee) in compliance | it, or other evidence, v with 37 CFR 41.31; o | which places the r (3) a Request |
| a) The period for reply expiresmonths from the mailing | date of the final rejection. | | |
| b) The period for reply expires on: (1) the mailing date of this A no event, however, will the statutory period for reply expire Is Examiner Note: If box 1 is checked, check either box (a) or (MONTHS OF THE FINAL REJECTION. See MPEP 706.07(f) | ater than SIX MONTHS from the mailin b). ONLY CHECK BOX (b) WHEN THE). | g date of the final rejection FIRST REPLY WAS FI | on. LED WITHIN TWO |
| Extensions of time may be obtained under 37 CFR 1.136(a). The date of have been filed is the date for purposes of determining the period of extunder 37 CFR 1.17(a) is calculated from: (1) the expiration date of the set forth in (b) above, if checked. Any reply received by the Office later may reduce any earned patent term adjustment. See 37 CFR 1.704(b). NOTICE OF APPEAL | ension and the corresponding amount hortened statutory period for reply orig | of the fee. The appropri- inally set in the final Office | ate extension fee be action; or (2) as |
| 2. The Notice of Appeal was filed on A brief in comp | liance with 37 CFR 41.37 must be | filed within two month | s of the date of |
| filing the Notice of Appeal (37 CFR 41.37(a)), or any exter Notice of Appeal has been filed, any reply must be filed wi AMENDMENTS | nsion thereof (37 CFR 41.37(e)), to | avoid dismissal of the | |
| 3. The proposed amendment(s) filed after a final rejection, b | out prior to the date of filing a brief, | will not be entered be | cause |
| (a) They raise new issues that would require further cor | • | TE below); | |
| (b) They raise the issue of new matter (see NOTE below | • | | |
| (c) They are not deemed to place the application in beti | ter form for appeal by materially re- | ducing or simplifying t | he issues for |
| appeal; and/or (d) ☐ They present additional claims without canceling a c | corresponding number of finally rei | ected claims | |
| NOTE: (See 37 CFR 1.116 and 41.33(a)). | corresponding frameer or finding rej. | octod oldimo. | |
| 4. The amendments are not in compliance with 37 CFR 1.12 | 21 See attached Notice of Non-Co | mpliant Amendment (| PTOL-324) |
| 5. Applicant's reply has overcome the following rejection(s): | | (| |
| 6. Newly proposed or amended claim(s) would be all | | timely filed amendmer | nt canceling the |
| non-allowable claim(s). | , | | g |
| 7. For purposes of appeal, the proposed amendment(s): a) [how the new or amended claims would be rejected is prov The status of the claim(s) is (or will be) as follows: | | ll be entered and an e | xplanation of |
| Claim(s) allowed: | | | |
| Claim(s) objected to: | | | |
| Claim(s) rejected: Claim(s) withdrawn from consideration: | | | |
| AFFIDAVIT OR OTHER EVIDENCE | | | |
| The affidavit or other evidence filed after a final action, but because applicant failed to provide a showing of good and was not earlier presented. See 37 CFR 1.116(e). | | | |
| 9. The affidavit or other evidence filed after the date of filing entered because the affidavit or other evidence failed to o showing a good and sufficient reasons why it is necessary | vercome <u>all</u> rejections under appea | al and/or appellant fail | s to provide a |
| 10. \square The affidavit or other evidence is entered. An explanation | n of the status of the claims after e | ntry is below or attach | ed. |
| REQUEST FOR RECONSIDERATION/OTHER | | | |
| 11. The request for reconsideration has been considered but see below. | | n condition for allowan | ce because: |
| 12. ☐ Note the attached Information <i>Disclosure Statement</i>(s). (13. ☐ Other: | P10/58/08) Paper No(s) | | |
| /Matt Kim/ | /Sheng-Jen Tsai/ | | |
| Supervisory Patent Examiner, Art Unit 2186 | PSA Examiner, Art Unit | 2186 | |
| | | | |
| | | | |

(1) Applicants contend that claims 1, 10-11 and 17-18 are patentable over Iyengar in view of Hiraoka, because the references fail to teach the limitation "delay an updating of the object until it is determined that each storage element instructed to invalidate a copy of the object has either (i) acknowledged that it is not storing a valid copy of the object or (ii) been deemed unresponsive." The Examiner disagrees.

First, Iyengar teaches that [In order to update a cache object, the central cache may communicate with the local caches to make sure that all copies are invalidated or updated (paragraph 0011)]. Thus the central cache delays the updating of an object until after it communicates communicate with the local caches to make sure that all copies are invalidated or updated.

Therefore, Iyengar at least implicitly alludes that the central cache delays the updating of an object until after it communicates communicate with the local caches to make sure that all copies are invalidated or updated.

Second, Hiraoka explicitly teaches a mechanism for coordinating invalidation (i.e., purging) of an object (i.e., the translation lookaside buffer) in which each of the storage element either acknowledges the invalidation of a copy of the object by sending back a "purge end signal" [A purge request source processor commonly supplies a purge request signal to other processors so as to cause them to perform TLB purge operations. A purge end signal sent back from other processors is stored in flip-flops in the source processor in units of processors. The source processor detects the end of TLB purge operations of all processors, in accordance with the statuses of the flip-flops (abstract); thus the acknowledgement from each storage element is stored and recorded in a corresponding flip-flop, and The source processor delays the updating until after it detects the end of TLB purge operations of all processors, in accordance with the statuses of the flip-flops], or is deemed unresponsible [The above operation can be performed when all the processors 200 through 203 are present. However, when the processor 203 is not present, the following operation is performed. The signal 483 representing that the processor 203 is not present is set at logic "1". The signal 483 of logic "1" is supplied to the OR gate 423. The OR gate 423 supplies the dummy TLB purge end signal to the AND gate 43. If the processor 203 is not present, the processor 200 can detect that all the TLB purge operations of the processors 200 through 202 are completed (column 4, lines 41-50). Note that processor 203 is the non-responsible element while processors 200 through 202 are responsive elements]

Therefore, lyengar in view of Hiraoka clearly teaches the limitation recited in claims 1, 10-11 and 17-18.

(2) Applicants further contend that the teachings of Hiraoka regarding the process of purging Translation Look-aside Buffers (TLB) of a multiprocessor system are very much different and irrelevant to the systems and methods of the claimed inventions. The Examiner disagrees.

It should be noted that the limitation in question recites "delay an updating of the object until it is determined that each storage element instructed to invalidate a copy of the object has either (i) acknowledged that it is not storing a valid copy of the object or (ii) been deemed unresponsive."

Here the core of the event is "to invalidate a copy of the object." The Examiner explained earlier that the corresponding aspect in Hiraoka's invention "to invalidate a copy of the object" is "to purge a local copy of the TLB." Note that "a TLB" certainly qualifies as "an object," and that "purging a TLB" would actually "invalidate the TLB."

Therefore, Hiraoka's teachings of "purging a TLB" is directly related to the limitation "to invalidate a copy of the object" as recited in the claims.

(3) Therefore, the Examiner's position regarding the patentability of all claims remains the same as stated in the previous Office Action.